Task 1

• generate the RTL source for my IP-
• populate the interface (my_if.sv) with the signals needed for my module
• instantiate the DUT in the top module (top.sv), connect the interface signals, generate the clock and the initial reset
• run a simulation