Added busy signals for DRP and PS, to ensure no operations are attempted before the previous have completed; currently PS is not usable because none of the MMCM clocks use fine phase shift

Fixed frequency reconfiguration write; it appears that HIGH_TIME in Reg1 for each output clock must be set to desired value minus 1